

**LC7265,
7266**



3025B

T-77-05-05

CMOS LSI



Receiving Frequency Display

©1197E


Features

1. Displays received frequency of each band of FM, MW, LW
 LC7265 : LED static display
 LC7266 : FL static display
2. Counts local oscillation frequency and displays received frequency.
3. Number of display digits : FM-5 digits, MW-4 digits, LW-3 digits.
4. Covers intermediate frequencies shown below.
 FM : +10.700, +10.725, +10.750, +10.675 MHz
 -10.700, -10.725, -10.675, -10.650 MHz
 MW,LW : +450kHz : 10kHz step display
 +450kHz : 1kHz step display
 +455kHz : 1kHz step display
 +469kHz : 1kHz step display
5. Contains blanking circuit to turn off display
6. Contains hold circuit to hold display contents.
7. Uses crystal resonator having 7.2MHz reference frequency.
8. Uses LB3500 (+8 prescaler) jointly at the time of FM reception.
9. Supply voltage V_{DD} : 4.5V to 10V

Pin Assignment



Case Outline 3025B-D42SIC (unit: mm)




6088YT/9105KI/3173KI/D162KI/7162KI/6242KI,TS No.1197-1/8

LC7265,7266

T-77-05-05


Equivalent Circuit Block Diagram [LC7266]



Note) For the LC7265, attach - (bar) to output segment symbols.

1. Display

1-1 Display font



1-2 Lighting system



- Static lighting

1-3 Display range (High-order 1 digit : zero blanking)

- FM : 00.00MHz to 199.95MHz 50kHz step
- MW, LW : 000kHz to 1999kHz 10kHz or 1kHz step



2. Pin Description

- 2-1 · \bar{a} to \bar{g} , b&c, b&e, MHz, kHz : LED (LC7265)
- a to g, b&c, b&e, MHz, kHz : FL (LC7266)



2-2 · VDD, VSS: Power supply pins

2-3 · XIN, XOUT: Crystal resonator or input amp pin



2-4 · FIF(1),FIF(2),FIF(3) : FM IF select pins

FIF1	0	0	0	0	1	1	1	1
FIF2	0	0	1	1	0	0	1	1
FIF3	0	1	0	1	0	1	0	1
IF (MHz)	+10.700	+10.725	+10.675	+10.750	-10.700	-10.725	-10.675	-10.650

2-5 · AIF(1),AIF(2) : AM IF select pins


AIF1	0	0	1	1
AIF2	0	1	0	1
IF (kHz)	+450(2)	+450(1)	+455	+469

1 : High level (V_{DD})
0 : Low level (V_{SS})


(Note) 450kHz(1) : 10kHz step display, others : 1kHz step display

2-6 · $\overline{\text{HLD}}$: Display contents hold pin

Normally, this pin is set at high level. To hold display contents, this pin is set at low level. Connecting time constant circuit to this pin makes it possible to hold display contents for a certain period of time at the time of FM/MW,LW band selection.



2-7 · $\overline{\text{BLK}}$: Display blanking pin




2-8 · FMI,AMI : Local oscillation signal input pins

FMI----For FM : 0.7Vp-p input sensitivity
AMI----For MW, LW : 1.0Vp-p input sensitivity (V_{DD}=8 to 10V, f_{IN}=0.5 to 0.9MHz)
0.5Vp-p input sensitivity (other than above)

2-9 · $\overline{\text{A/F}}$: FM/MW,LW select pin

FM----Pin open or high level
MW,LW----Low level


2-10 · 50Hz : 50Hz time base output pin



LC7265,7266

T-77-05-05

3. Sample Application Circuit (Using LC7265 jointly with LC7220 series)



4. Main Specifications

4-1 Main Specifications for LC7265

Absolute Maximum Ratings at Ta = 25°C, VSS = 0V

			unit
Maximum Supply Voltage	V _{DD} max	-0.3 to +11	V
Input Voltage	V _{IN}	-0.3 to V _{DD} +0.3	V
Output Voltage	V _{O(1)}	-0.3 to V _{DD} +0.3	V
		output : off	
Allowable Power Dissipation	Pdmax	Ta ≤ 65°C	550 mW
Allowable Power Dissipation of Segment Outputs	Pd(seg)	MHz, b&c, b&e V _{DD} = 4.5 to 6.5V, I _{OL} = 33mA	30 mW
Allowable Power Dissipation of Segment Outputs	Pd(seg)	Other outputs, V _{DD} = 4.5 to 6.5V, I _{OL} = 16.5mA	15 mW
Allowable Power Dissipation of Segment Outputs	Pd(seg)	MHz, b&c, b&e, V _{DD} = 6.0 to 10V, I _{OL} = 36mA	25 mW
Allowable Power Dissipation of Segment Outputs	Pd(seg)	Other outputs, V _{DD} = 6.0 to 10V, I _{OL} = 18mA	12 mW
Operating Temperature	Topg	-30 to +65	°C
Storage Temperature	Tstg	-40 to +125	°C
Output Voltage	V _{O(2)}	Output pins other than V _{O(1)}	0 to 15 V

LC7265,7266

T-77-05-05

Allowable Operating Conditions at Ta = 25°C, VDD = 4.5 to 10V, VSS = 0		min	typ	max	unit
Supply Voltage	VDD	4.5		10	V
Input "H"-Level Voltage	VIH(1)	0.7VDD		VDD	V
Input "L"-Level Voltage	VIL(1)	0	0.3VDD		V
Input "H"-Level Voltage	VIH(2)	0.9VDD		VDD	V
Input "L"-Level Voltage	VIL(2)	0	0.1VDD		V
Input Frequency	fIN(1)	1		18	MHz
	fIN(2)	0.5		3	MHz
	fIN(3)	0.2		7.5	MHz
Input Amplitude	VIN(1)	0.7		0.9VDD	Vp-p
	VIN(2)	0.5*		0.9VDD	Vp-p
	VIN(3)	1.0		0.9VDD	Vp-p
Segment Current	Iseg(1)	0		30	mA
	Iseg(2)	0		15	mA

* : For fIN(2) = 0.5MHz to 0.9MHz and VDD = 8 to 10V, VIN(2)min = 1.0Vp-p applies.

Electrical Characteristics at Ta = 25°C, VDD = 4.5 to 10V, VSS = 0V		min	typ	max	unit
Input "H"-Level Current	I _{IH} (1)	0		10	μA
Input "L"-Level Current	I _{IL} (1)	0		10	μA
Input "H"-Level Current	I _{IH} (2)	0		2	μA
Input "L"-Level Current	I _{IL} (2)	0		2	μA
Input "L"-Level Current	I _{IL} (3)	20		500	μA
Input Floating Voltage	V _{IF} (1)	0.8VDD		VDD	V
Input/Output "H"-Level Leakage Current	I _{OFF} (1)	0		2	μA
Output "L"-Level Voltage	V _{OL} (1)	0		1	V
Input "H"-Level Threshold Voltage	V _{th}	0.4VDD	0.5VDD	0.7VDD	V
Output "L"-Level Voltage	V _{OL} (2)	0		0.7	V
Output "L"-Level Voltage	V _{OL} (3)	0		0.7	V
Output "L"-Level Voltage	V _{OL} (4)	0		1.0	V
Output Off Leakage Current	I _{OFF} (2)	0		10	μA
Current Dissipation	I _{DD}	0		18	mA

Notes for Electrical Characteristics:

- V_I = V_{DD} for I_{IH}(1), I_{IL}(1)
- V_I = V_{SS} for I_{IL}(2), I_{IL}(3)
- V_I = open for V_{IF}(1)
- V_I = V_{DD} for I_{OFF}(1)
- I_O = 1mA for V_{OL}(1)
- V_{DD} = 4.5 to 10V, I_{OL} = 30mA for V_{OL}(2), V_{OL}(3)
- V_{DD} = 4.5 to 10V, I_{OL} = 15mA for V_{OL}(4)
- I_O = 0.2mA for V_{OL}(4)
- All segments output pins, V_O = 13V, output off for I_{OFF}(2)
- FM mode, \overline{A}/F = open or V_{DD} for I_{DD}
- f_{IN}(1) = 18MHz, 0.7Vp-p or (AM mode, \overline{A}/F = V_{SS}, f_{IN}(2) = 3MHz, 0.5Vp-p)
- f_{IN}(3) = 7.2MHz, 1Vp-p
- FIF1, FIF2, FIF3 = V_{DD}
- AIF1, AIF2 = V_{DD}
- \overline{HLD} , \overline{BLK} = V_{DD}
- other pins open

LC7265,7266

T-77-05-05

4-2 Main Specification for LC7266

Absolute Maximum Ratings at Ta = 25°C, VSS = 0V			unit	
Maximum Supply Voltage	VDD max		-0.3 to +11	V
Input Voltage	VIN		-0.3 to VDD+0.3	V
Output Voltage	VO(1)	XOUT, HLD, 50Hz, output off	-0.3 to VDD+0.3	V
Output Voltage	VO(2)	Output pins other than VO(1)	VDD-20 to VDD+0.3	V
Allowable Power Dissipation	Pd max	Ta < 75°C	300	mW
Allowable Power Dissipation of Segment Output	Pd(seg)	MHz, IOH < 18mA, Ta < 75°C	9	mW
Allowable Power Dissipation of Segment Output	Pd(seg)	b&c, b&e, IOH < 6mA, Ta < 75°C	3	mW
Allowable Power Dissipation of Segment Output	Pd(seg)	Other outputs, IOH < 3mA, Ta < 75°C	1.5	mW
Operating Temperature	Topg		-30 to +75	°C
Storage Temperature	Tstg		-40 to +125	°C

Allowable Operating Conditions at Ta = 25°C, VDD = 4.5 to 10V, VSS = 0V			min	typ	max	unit
Supply Voltage	VDD		4.5		10	V
Input "H"-Level Voltage	VIH(1)	A/F, BLK	0.7VDD		VDD	V
Input "L"-Level Voltage	VIL(1)	A/F, BLK	0		0.3VDD	V
Input "H"-Level Voltage	VIH(2)	FIF1, FIF2, FIF3, AIF1, AIF2	0.9VDD		VDD	V
Input "L"-Level Voltage	VIL(2)	FIF1, FIF2, FIF3, AIF1, AIF2	0		0.1VDD	V
Input Frequency	fIN(1)	FMI, sine wave, capacitive coupling, VIN(1) = 0.7Vp-p	1		18	MHz
	fIN(2)	AMI, sine wave, capacitive coupling, VIN(2) = 0.5Vp-p	0.5		3	MHz
	fIN(3)	XIN	0.2		7.5	MHz
Input Amplitude	VIN(1)	FMI, sine wave, capacitive coupling, fIN(1) = 1 to 18MHz	0.7		0.9VDD	Vp-p
	VIN(2)	AMI, sine wave, capacitive coupling, fIN(2) = 0.5 to 3MHz	0.5*		0.9VDD	Vp-p
	VIN(3)	XIN, sine wave, capacitive coupling, fIN(3) = 0.2 to 7.5MHz	1.0		0.9VDD	Vp-p
Segment Current	Iseg(1)	MHz	0		9	mA
	Iseg(2)	b&e, b&c	0		3	mA
	Iseg(3)	Other outputs	0		1.5	mA

* : For fIN(2) = 0.5MHz to 0.9MHz and VDD = 8 to 10V, VIN(2)min = 1.0Vp-p applies.

Electrical Characteristics at Ta = 25°C, VDD = 4.5 to 10V, VSS = 0V			min	typ	max	unit
Input "H"-Level Current	IIH(1)	FIF1, FIF2, FIF3) VI = VDD AIF1, AIF2)	0		10	µA
Input "L"-Level Current	IIL(1)	FIF1, FIF2, FIF3) VI = VSS AIF1, AIF2)	0		10	µA
Input "H"-Level Current	IIH(2)	BLK VI = VDD	0		2	µA
Input "L"-Level Current	IIL(2)	BLK VI = VSS	0		2	µA
Input "L"-Level Current	IIL(3)	A/F VI = VSS	20		500	µA
Input Floating Voltage	VIF(1)	A/F VI = open	0.8VDD		VDD	V
Input/Output "H"-Level Leakage Current	IOFF(1)	HLD, output off, VI = VDD	0		2	µA
Output "L"-Level Voltage	VOL(1)	HLD, output on, IO = 1mA	0		1	V
Input "H"-Level Threshold Voltage	Vth(1)	HLD	0.4VDD	0.5VDD	0.7VDD	V
Output "H"-Level Voltage	VOH(1)	MHz IOH = -3mA	VDD-1			V
	VOH(2)	b&e, b&c, IOH = -1mA	VDD-1			V
	VOH(3)	Segments other than above, IOH = -0.5mA	VDD-1			V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
Output "L"-Level Voltage	$V_{OL(2)}$	$\overline{50Hz} I_O = 0.2mA$	0		1.0	V
Output Off Leakage Current	$I_{OFF(2)}$	All segments output pins, $V_O = V_{DD} - 18V$, output off	0		3	μA
Current Dissipation	I_{DD}	FM mode, $\overline{A}/F = \text{open}$ or V_{DD} $f_{IN(1)} = 18MHz, 0.7V_{p-p}$ or AM mode, $\overline{A}/F = V_{SS}$ $f_{IN(2)} = 3MHz, 0.5V_{p-p}$ $f_{IN(3)} = 7.2MHz, 1V_{p-p}$ $FIF1, FIF2, FIF3 = V_{DD}$ $AIF1, AIF2 = V_{DD}$ $HLD, BLK = V_{DD}$ other pins open	0		18	mA

Hold time and time constant connected to \overline{HLD} pin V_{DD} rise time and time constant connected to \overline{BLK} pin

